



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
 United States Patent and Trademark Office  
 Address: COMMISSIONER FOR PATENTS  
 P.O. Box 1450  
 Alexandria, Virginia 22013-1450  
 www.uspto.gov



Bib Data Sheet

CONFIRMATION NO. 8029

SERIAL NUMBER 10/754,596	FILING DATE 01/12/2004  RULE	CLASS 326	GROUP ART UNIT 2819	ATTORNEY DOCKET NO. 520.37857CV3
-----------------------------	---------------------------------------	--------------	------------------------	--

APPLICANTS

Kazuo Kanetani, Akishima, JAPAN;  
 Hiroaki Nambu, Sagamihara, JAPAN;  
 Kaname Yamasaki, Kokubunji, JAPAN; Takeshi Kusunoki, Tachikawa, JAPAN;  
 Keiichi Higeta, Ome, JAPAN;  
 Kunihiro Yamaguchi, Sayama, JAPAN;  
 Fumihiko Arakawa, Tokorozawa, JAPAN;

\*\* CONTINUING DATA \*\*\*\*\*  
 This application is a CON of 10/230,295 08/29/2002 ABN  
 which is a DIV of 09/840,190 04/24/2001 PAT 6,677,782  
 which is a DIV of 09/437,268 11/10/1999 PAT 6,369,617  
 AT

\*\* FOREIGN APPLICATIONS \*\*\*\*\*  
 JAPAN 10-320205 11/11/1998  
 AT

IF REQUIRED, FOREIGN FILING LICENSE GRANTED  
 \*\* 05/05/2004

Foreign Priority claimed <input checked="" type="checkbox"/> yes <input type="checkbox"/> no	STATE OR	SHEETS	TOTAL	INDEPENDENT
35 USC 119 (a-d) conditions met <input checked="" type="checkbox"/> yes <input type="checkbox"/> no <input type="checkbox"/> Met after allowance	COUNTRY	DRAWING	CLAIMS	CLAIMS
Verified and Acknowledged	JAPAN	20	14	10
Examiner's Signature <i>[Signature]</i>	Initials AT			

ADDRESS  
 020457  
 ANTONELLI, TERRY, STOUT & KRAUS, LLP  
 1300 NORTH SEVENTEENTH STREET  
 SUITE 1800  
 ARLINGTON, VA  
 22209-3873

TITLE  
 Semiconductor integrated circuit and semiconductor logic circuit used in the integrated circuit